

FIG. 5

FIG. 6




FIG. 7





FIG. 8







FIG. 10








FIG. 12










FIG. 15









FIG. 17

FIG. 18







FIG. 20







FIG. 22








FIG. 24









FIG. 25(b)











FIG. 28




























⁻1G. 37
































FIG. 49










	•		· •	• ,	-	-	-
	9	97	M6-1	M6-2	M6-3	H6-1	H6-2
				S	S	S	S
-	ιΩ	F2	M5-1	M5-2	M5-3	H5-1	H5-2
		S	S	S	S	S	S
	4	7	M4-1	M4-2	M4-3	H4-1	H4-2
		S	S	S	S	S	S
<u> </u>	က	S L3	S M3-1	s M3-2	M3-3	H3-1	H3-2
	H			S	S	S	S
	. 2	27	M2-1	M2-2	M2-3	H2-1	H2-2
		S	S	S	S	S	S
		L1	M1-1	M1-2	M1-3	둪	H1-2
	S	S	S	S	S	S	S
		Q	DH1	D/2	OH2	გ გ	HO .












FIG. 57








FIG. 58















.741 OUTPUT VSB FILTER **VSB ASK MODULATOR** TRANSMITTER MULTIPLIER FIG. 61 **PROCESSOR** 743 744 2nd DATA STREAM 1st DATA STREAM INPUT 742





Feb. 4, 1997



























554 OUT. H_VH HH H.Y. 765a 765b .765c 1 SWITCH 1, SWITCH зwiтсн switch 3rd VIDEO DECODER -522d HLVH-H 522c HHVH 522b HHVL ,522 HLVL 7th EXPANDER 6th EXPANDER 5th EXPANDER 3rd EXPANDER 2nd EXPANDER 1st EXPANDER 4th EXPANDER (HLVH-H) (H-H/HH) (ННУН) (HHVL) (HLVH) (HLVL) -530 521 551 2nd INPUT 3rd INPUT 20 ස ස


JG. 72


U.S. Patent


Feb. 4, 199


HHVHH Ξ. 110 HHVL-H **ഇ** ∞ H_VH-H 4 2 5 女 HLVH HHVL HHVH ಭ Ŋ Ħ HLVL **£** තී . 5






















5

















33 OUTPUT 36 37 MIXER 2-1 01.2 **D2-2** 금 -876a 677b -877a 878b MAIN ECC DECODER HIGH CODE GAIN MAIN ECC DECODER HIGH CODE GAIN SUB ECC DECODER LOW CODE GAIN SUB ECC DECODER LOW CODE GAIN 2nd ECC DECODER st ECC DECODER 2nd RECEIVER FIG. 88 (D2-2) (D2-1) (D1-2)8 DIVIDER ga DIVIDER 20 5

FIG. 89









Sheet 91 of 178

FIG. 92










FIG. 95

U.S. Patent








FIG. 98




FIG. 99




FIG. 100





FIG. 101






FIG. 103









FIG. 104














FIG. 111








FIG. 112


SUBCHANNEL-1 (SRQAM:D1 = 2bit)












































胎 43 UP CONVERTER DOWN CONVERTER INPUT CIRCUIT 852a -852b **DIVIDER SUMMER** .45c 45b C-CDM MODULATOR C-CDM DEMODULATOR MODULATOR DEMODULATOR C-CDM MOD. C-CDM MOD. C-CDM MOD. C-CDM DEMOD. C-CDM DEMOD. C-CDM DEMOD. C-CDM MOD. **TRANSMITTER** RECEIVER PARALLEL TO SERIAL CONVERTER SERIAL TO PARALLEL CONVERTER 758c 758 759 5 **1St DATA STREAM INPUT** 2nd DATA STREAM INPU 1St DATA STREAM OUTPUT **OUTPUT SECTION** 2nd DATA STREAM OU ECC NOR- D1-2 MAL GAIN INPUT SECTION ECC HIGH GAIN ECC HIGH GAIN 401a 402d 758b 401c 401d 743b 402a 2nd VIDEO ENCODER 1st VIDEO ENCODER 1st VIDEO DECODER 2nd VIDEO DECODER VIDEO ENCODER VIDEO DECODER 1-1 VIDEO ENCODER 1-2 VIDEO ENCODER 1-1 VIDEO DECODER 1-2 VIDEO DECODER (LDTV) |- 1-1 (EDTV) |-(HDTV)⊢

FIG. 128(a)




FIG. 128(d)




FIG. 128(b)




FIG. 128(e)




FIG. 128(c)







FIG. 128(f)













FIG. 130







U.S. Patent







FIG. 135



U.S. Patent








FIG. 139




FIG. 140




FIG. 141






FIG. 142








FIG. 144

FIG. 145(a)








FIG. 145(b)



























(D/U = 30dB)DELAY TIME OF MULTIPATH SIGNAL (μs) LAYER3-C -801c LDTV TRANSFER RATE (Mbps) FIG. 153 25 \ **HDTV** LDTV CNR(dB) 5dB








5,600,672

















FIG. 163





FIG. 164










FIG. 166









품

TRANSMITTED SIGNAL RECEIVED SIGNAL INPUT CIRCUIT , 24a TRANSMITTING CIRCUIT , 5a 24 43 UP CONVERTER DOWN CONVERTER 852a 852b 749 760 MODULATOR MODULATOR demodulator modulator 4VSB 8VSB 16VSB 4VSB 8VSB 16VSB 742 .757 .758c TOM M TOM DATA STREAM INPUT DATA STREAM INPUT **OUTPUT SECTION** INPUT SECTION **TRANSMITTER** 743a 758a ECC ENCODER HIGH GAIN ECC ENCODER LOW GAIN ECC DECODER HIGH GAIN ECC DECODER LOW GAIN RECEIVER 743b 7586 LOW PRIORITY HIGH PRIORITY PRIORITY PRIORITY 물 <u></u>8 402 401a 1ST VIDEO DECODER HIGH PRIORITY (ADDRESS, SYNC) VIDEO ENCODER 1ST VIDEO ENCODER HIGH PRIORITY VIDEO DECODER 2ND VIDEO DECODER LOW PRIORITY 401d ~402d VIDEO ENCODER VIDEO DECODER **LOW PRIORITY** HDTV SIGNAL OR SDTV X n HDTV OR LOW GRADE HDTV OR SDTV X n

FIG. 170

FIG. 171




FIG. 172





FIG. 17

Feb. 4, 1997



,

1ST DATA STREAM -

2ND DATA STREAM -

